NOV 07 7005 W

USUS

To: Supervisor Matthew S. Smith of Examiner ANNETTE M. THOMPSON Art Unit: 2825(cc: IBM Legal Department – Patent Violations) Armonk, NY 10504 cc: Honorable Jon W. Dudas Director USPTO); Tel: (571)-272-1909 Fax: (703)-872-9306

Application No. 09/896,059

United States Patent Application

20020069396

Kind Code

À1

Bhattacharya, Debashis; et al.

June 6, 2002

Method for automated design of integrated circuits with targeted quality objectives using dynamically generated building blocks

The above mentioned patent application closely matches with US Patent 6,460,166 (assigned to IBM) entitled, "System and method for restructuring of logic circuitry" with Inventors: Reddy; Lakshmi Narasimha (Valhalla, NY); Rosser; Thomas Edward (Austin, TX)

and also closely matches with US patent 6,282,695 (assigned to IBM) entitled, "System and method for restructuring of logic circuitry" with Inventors: Reddy; Lakshmi Narasimha (Valhalla, NY); Rosser; Thomas Edward (Austin, TX)

Claims 10 and 11 of above mentioned patent application mention of a weakness which is exactly same as FIG 3 (Critical Path). The Drawings of the above mentioned patent application and US Patent 6,460,166 have a very close match as well. Even the titles are same (Compare "targeted quality objectives using dynamically generated building blocks" of above mentioned patent application and US patent 6,460,166 "restructuring of logic circuitry". US patent 6,460,166 restructures with AO (AND-OR) or OA (OR-AND) generalized (any number of inputs) to represent any design-specific cell or transistor level circuit versus above mentioned patent application using design-specific cell or transistor-level representation. Any logic function can be represented as AND-OR or OR-AND as any one skilled in this art may attest for CMOS.

Besides CMOS transistor level software has been around for the last 15 years in commercial practice at IBM and various Universities (particularly) University of California at Berkeley has several public domain program called MIS, MISII, SIS used throughout the universities and industry. Several articles in IEEE including IEEE transactions on CAD provide extensive details (as far back as 1987) of Professor DeMicheli's work at Stanford University and at IBM with various transistor level software synthesis.

RECEIVED OIPE/IAP

NOV 0 7 2300

Anyway, this generalized transistor level software patent application should **not be allowed** as all known transistor level styles (domino, complex gate) have been presented and used for a long time.